-- OK --
-----------------> BLESK ver.2021-02-27 run on Sat Jan 27 20:46:16 2024 UTC
-- File 20231016_022550_1224.dat, 1  packets found.
APID:
      1224 (INIT) in 1 packets (all packets)
Mode:
      1 (EBEW-SRSL) in 1 packets (all packets)
Total number of packets: 
      1 in 1 packets (all packets)
Packet No from 1 to 1
Hz and MHz counters from 0.000000 to 0.000000
-each separately from 0s to 0s and from 0us to 0us.
MIU packet time from 2023-10-16T02:25:53.000.000.000 to 2023-10-16T02:25:53.000.000.000
MIU orbit number: 
      60000 in 1 packets (all packets)
MIU orbit information / directon: 
      0 (DOWN) in 1 packets (all packets)
MIU orbit information / number of events: 
      0 in 1 packets (all packets)
Waveform overflows in 306us: 
      0 (none) in 1 packets (all packets)
Instrument anomalies: 
      0 (OK) in 1 packets (all packets)
FPGA configuration version: 
      211 in 1 packets (all packets)
10 MHz counter at the last 1Hz pulse from 0.0000000 to 0.0000000
Temperature FPGA: 
      00 -> 55.0 degC in 1 packets (all packets)
Temperature XO: 
      00 -> -273.1 degC in 1 packets (all packets)
Temperature ant 3: 
      00 -> 115.9 degC in 1 packets (all packets)
Temperature ant 4: 
      00 -> 115.9 degC in 1 packets (all packets)
Number of external events: 
      0 in 1 packets (all packets)
Number of generated alerts: 
      0 in 1 packets (all packets)
Survey memory error: 
      0 in 1 packets (all packets)
Event memory error: 
      0 in 1 packets (all packets)
Configuration error: 
      0 in 1 packets (all packets)
SDRAM CRC error: 
      0 in 1 packets (all packets)
Radio gain: 
      0 in 1 packets (all packets)
Radio bandwidth: 
      0 in 1 packets (all packets)
Digital gain: 
      0 in 1 packets (all packets)
Analog gain: 
      12 in 1 packets (all packets)

Configuration from the INI packet written to 20231016_022550_1224.asc

Configuration check: mode validity (other than 0, 14 or 15): OK
Configuration check: completeness of CONFHFA (19 bytes)    : OK
Configuration check: completeness of HFPE/RW (19+120 bytes): OK
Configuration check: number of received CONFHFA bytes      : 19
Configuration check: number of HFPE/RW intervals (max. 20) : 20

Stack1 memory test: writing 0: OK    writing 1: OK
Stack2 memory test: writing 0: OK    writing 1: OK

SDRAM memory test: OK
Addr  01AB0190 037E8150 00C1C1F0 00A12100 00F1B180 00896940 00CDDDE0 02AB3310 01FEAA90 0301FFD0 00408010
      00408010 0260C010 0150A010 03F8F010 00048810 0206CC10 0105AA10 03877F10 0044C090 0266A0D0 00AAF850
      00AAF850 017FC230 01C02320 032032B0 02B02BE0 01E83E10 031C2110 00923190 02DB2950 01B6BDF0 016DE300
      016DE300 00ED8940 024DA6F0 036B7580 02DECF40 03B1A8E0 00697C90 025DC2D0 017323B0 01CAB260 032FEB50
      032FEB50 00B81EF0 007208C0 02258650 01374570 01ACE7C0 017A9420 03C7DE30 02243120 013629B0 01AD3D60
      01AD3D60 037BA3D0 00C67230 0252A590 02BDFBA0 01E30670 01128540 019BC7E0 03562410 00FD3610 0283AD10
      0283AD10 01C27B90 03234650 00B2E570 0075CBE0 03279700 02B45C80 03EE72C0 02194BA0 0115EE70 019F1940
      019F1940 015095E0 03F8DF10 0004B090 0206E8D0 0082CE50 0161D4B0 01D13EE0 0339A190 00A57150 02F7C9F0
      02F7C9F0 038C2D00 024A3B80 036F2640 02D8B560 01B4EFD0 01B74C10 03B67500 026D4F80 035BE840 02F61C60
      02F61C60 018D1250 034B9B70
     
