-- OK --
-----------------> BLESK ver.2021-02-27 run on Wed Jan 17 02:48:21 2024 UTC
-- File 20230913_204341_1224.dat, 1  packets found.
APID:
      1224 (INIT) in 1 packets (all packets)
Mode:
      1 (EBEW-SRSL) in 1 packets (all packets)
Total number of packets: 
      1 in 1 packets (all packets)
Packet No from 1 to 1
Hz and MHz counters from 0.000000 to 0.000000
-each separately from 0s to 0s and from 0us to 0us.
MIU packet time from 2023-09-13T20:43:44.000.000.000 to 2023-09-13T20:43:44.000.000.000
MIU orbit number: 
      60000 in 1 packets (all packets)
MIU orbit information / directon: 
      0 (DOWN) in 1 packets (all packets)
MIU orbit information / number of events: 
      0 in 1 packets (all packets)
Waveform overflows in 306us: 
      0 (none) in 1 packets (all packets)
Instrument anomalies: 
      0 (OK) in 1 packets (all packets)
FPGA configuration version: 
      211 in 1 packets (all packets)
10 MHz counter at the last 1Hz pulse from 0.0000000 to 0.0000000
Temperature FPGA: 
      00 -> 55.0 degC in 1 packets (all packets)
Temperature XO: 
      00 -> -273.1 degC in 1 packets (all packets)
Temperature ant 3: 
      00 -> 115.9 degC in 1 packets (all packets)
Temperature ant 4: 
      00 -> 115.9 degC in 1 packets (all packets)
Number of external events: 
      0 in 1 packets (all packets)
Number of generated alerts: 
      0 in 1 packets (all packets)
Survey memory error: 
      0 in 1 packets (all packets)
Event memory error: 
      0 in 1 packets (all packets)
Configuration error: 
      0 in 1 packets (all packets)
SDRAM CRC error: 
      0 in 1 packets (all packets)
Radio gain: 
      0 in 1 packets (all packets)
Radio bandwidth: 
      0 in 1 packets (all packets)
Digital gain: 
      0 in 1 packets (all packets)
Analog gain: 
      12 in 1 packets (all packets)

Configuration from the INI packet written to 20230913_204341_1224.asc

Configuration check: mode validity (other than 0, 14 or 15): OK
Configuration check: completeness of CONFHFA (19 bytes)    : OK
Configuration check: completeness of HFPE/RW (19+120 bytes): OK
Configuration check: number of received CONFHFA bytes      : 19
Configuration check: number of HFPE/RW intervals (max. 20) : 20

Stack1 memory test: writing 0: OK    writing 1: OK
Stack2 memory test: writing 0: OK    writing 1: OK

SDRAM memory test: OK
Addr  00D83D60 02B423D0 00F71910 028C9590 01CADF50 032FB0F0 02B86880 03E45CC0 021672A0 011D4BF0 0193EE00
      0193EE00 015A1900 00FB8AC0 024327D0 0162B430 01D3EE20 033A1930 02A715A0 01F49F70 010ED0C0 0189B8A0
      0189B8A0 034D64F0 02EBD680 01CF1EE0 039448C0 025E6CA0 01715AF0 01C9F780 012D0C40 01BB8A60 03664F50
      03664F50 00D568F0 00BFDC80 00E032C0 024815D0 00B60F90 02ED0850 019B8C70 01564A40 01FD6F60 0303D8D0
      0303D8D0 008234B0 00C32EE0 02A2B990 01F3E550 01850BF0 00A3C700 00F22480 008B36C0 00CEADA0 02A9FB70
      02A9FB70 03FD06C0 020385A0 01024770 018364C0 0142D6A0 01F1DEF0 008498C0 00C6D4A0 02A5BEF0 03F76180
      03F76180 020CD140 030AB9E0 008FE510 02C81790 01AC1C50 037A1270 01638DA0 01E925B0 011DB760 03936CD0
      03936CD0 005ADAB0 0077B7E0 024C6C10 016A5A10 03DF7710 0030CC90 0228AAD0 009E7FD0 0168A010 03DCF010
      03DCF010 00328810 022BCC10 013E2A10 03A13F10 0071A090 024970D0 016DC8B0 01DB2CE0 039B5D40 032B79F0
      032B79F0 02BEC500 03E1A780
     
